Date of Award
Winter 2014
Project Type
Thesis
Program or Major
Electrical and Computer Engineering
Degree Name
Master of Science
First Advisor
Qiaoyan Yu
Second Advisor
Kent A. Chamberlin
Third Advisor
Andrzej Rucinski
Abstract
In the culture of globalized integrated circuit (IC, a.k.a chip) production, the use of Intellectual Property (IP) cores, computer aided design tools (CAD) and testing services from un-trusted vendors are prevalent to reduce the time to market. Unfortunately, the globalized business model potentially creates opportunities for hardware tampering and modification from adversary, and this tampering is known as hardware Trojan (HT). Network-on-chip (NoC) has emerged as an efficient on-chip communication infrastructure. In this work, the security aspects of NoC network interface (NI), one of the most critical components in NoC will be investigated and presented. Particularly, the NI design, hardware attack models and countermeasures for NI in a NoC system are explored.
An OCP compatible NI is implemented in an IBM0.18ìm CMOS technology. The synthesis results are presented and compared with existing literature. Second, comprehensive hardware attack models targeted for NI are presented from system level to circuit level. The impact of hardware Trojans on NoC functionality and performance are evaluated. Finally, a countermeasure method is proposed to address the hardware attacks in NIs.
Recommended Citation
Zhong, Jiawei, "Network Interface Design for Network-on-Chip" (2014). Master's Theses and Capstones. 988.
https://scholars.unh.edu/thesis/988